

The following is a complete listing of all claims in the application, with an indication of the status of each:

**Listing of claims:**

1. (Currently amended) A method for increasing the flexibility of placement of primary fuse macros on a microchip, comprising the steps of:

providing components of a fuse domain, said components comprising  
one or more primary fuse macros,  
overhead associated with said one or more primary fuse macros, and  
one or more primary FSOURCE interface port structures;

arranging said components on said microchip such that at least one of said one or more primary fuse macros is located excessively distal from said one or more primary FSOURCE interface port structures; and

providing at least one supplemental FSOURCE interface port structure, said at least one supplemental FSOURCE interface port structure being proximate to and operatively connected to said one or more excessively distal primary fuse macros.

2. (Original) The method of claim 1, wherein said overhead comprises  
a fuse controller,

one or more secondary fuse macros, and  
one or more tertiary fuse macros.

3. (Original) The method of claim 1 wherein said one or more primary FSOURCE interface port structures and said at least one supplemental FSOURCE interface port structure is a C4 pad.

4. (Original) The method of claim 1 wherein said one or more primary FSOURCE interface port structures and said at least one supplemental FSOURCE interface port structure is a wire bond pad.

5. (Original) The method of claim 1, wherein said fuse domain components comprise 64 primary fuse macros, 4 secondary fuse macros, and 2 tertiary fuse macros.

6. (Original) The method of claim 1 wherein said at least one supplemental FSOURCE interface port structure is operatively connected to a plurality of excessively distal primary fuse macros.

7. (Original) A microchip, comprising,

components of a fuse domain, said components comprising

one or more primary fuse macros,

overhead associated with said one or more primary fuse macros, and

one or more primary FSOURCE interface port structures;

wherein at least one of said one or more primary fuse macros is located excessively distal from said one or more primary FSOURCE interface port structures, and

at least one supplemental FSOURCE interface port structure, said at least one supplemental FSOURCE interface port structure being proximate to and operatively connected to said one or more excessively distal primary fuse macros.

8. (Original) The microchip of claim 7, wherein said overhead comprises a fuse controller,

one or more secondary fuse macros, and

one or more tertiary fuse macros.

9. (Original) The microchip of claim 7, wherein said one or more primary FSOURCE interface port structures and said at least one supplemental FSOURCE interface port structure is a C4 pad.

10. (Original) The microchip of claim 7, wherein said one or more primary FSOURCE interface port structures and said at least one supplemental FSOURCE interface port structure is a wire bond pad.

11. (Original) The microchip of claim 7, wherein said fuse domain components comprise 64 primary fuse macros, 4 secondary fuse macros, and 2 tertiary fuse macros.

12. (Original) The microchip of claim 7, wherein said at least one supplemental FSOURCE interface port structure is operatively connected to a plurality of excessively distal primary fuse macros.

13. (Currently amended) A method for blowing fuses in parallel within a fuse domain ~~in parallel~~, comprising the steps of

providing components of a fuse domain, said components comprising

one or more primary fuse macros,

overhead associated with said one or more primary fuse macros, and

one or more primary FSOURCE interface port structures;

arranging said components on said microchip such that at least one of said one or more primary fuse macros is located excessively distal from said one or more primary FSOURCE interface port structures; and

providing at least one supplemental FSOURCE interface port structure, said at least one supplemental FSOURCE interface port structure being proximate to and operatively connected to said one or more excessively distal primary fuse macros simultaneously blowing at least two fuses of the fuse domain, wherein each of said at least two fuses is operatively connected to a different FSOURCE interface port structure within the domain.

14. (Original) The method of claim 13, wherein said overhead comprises a fuse controller,

one or more secondary fuse macros, and

one or more tertiary fuse macros.

15. (Original) The method of claim 13 wherein said one or more primary FSOURCE interface port structures and said at least one supplemental FSOURCE interface port structure is a C4 pad.

16. (Original) The method of claim 13 wherein said one or more primary FSOURCE interface port structures and said at least one supplemental FSOURCE interface port structure is a wire bond pad.

17. (Original) The method of claim 13, wherein said fuse domain components comprise 64 primary fuse macros, 4 secondary fuse macros, and 2 tertiary fuse macros.

18. (Original) The method of claim 13 wherein said at least one supplemental FSOURCE interface port structure is operatively connected to a plurality of excessively distal primary fuse macros.

19. (Currently amended) An integrated circuit comprising,  
a domain of functional elements including  
a circuit connected to said functional elements  
a first off-chip connection for said domain of functional elements  
wherein at least one of said functional elements is excessively distal from said first off-chip connection, and  
a second off-chip connection proximal to said at least one functional element which is excessively distal from said first off-chip connection.

20. (Original) The integrated circuit of claim 19, wherein said functional elements are primary fuse macros.

21. (Original) The integrated circuit of claim 19 wherein said first and second off-chip connections are FSOURCE interface port structures.